# Aligned Array FETs as a Route Towards THz Nanotube Transistors

Zhen Yu, Peter J. Burke<sup>1</sup> Department of Electrical Engineering and Computer Science University of California, Irvine Irvine, CA 92697-2625

## ABSTRACT

The development of nanowire and nanotube FETs for high frequency applications faces a challenge of impedance matching, due to the inherent mismatch between the resistance quantum ( $\approx 25 \text{ k}\Omega$ ) typical of nanodevices, and the characteristic impedance of free space ( $\approx 377 \Omega$ ) typical of RF circuits. One possible solution is to use parallel nanotube or nanowire FETs to decrease the input impedance, and increase the drive current. In this paper, we present our progress towards this goal using aligned arrays of nanotube FETs. Initial studies on randomly oriented CVD grown devices give mobilities of 4 cm<sup>2</sup>/V-s. These initial devices carry  $\approx 0.25$  mA of current. Even higher mobilities (hence very high operational frequencies up to THz) should be possible with aligned nanotube FETs. **Keywords:** Nanotube, nanowire, nanotechnology, GHz, THz.

#### **1. INTRODUCTION**

The development of single-walled nanotube (SWNT) electronics<sup>1</sup> has been motivated by the fact that nanotubes can function as very small diameter wires, of order a few nm, which is beyond the size that can be fabricated by any current or projected lithographic method. This has allowed for studies of device physics in the nano regime, as well as possible technological applications. Much has been learned, and there are clearly some advantages of nanotube FETs to be seriously considered as an alternative to scaled Si CMOS beyond "The Roadmap"<sup>2</sup>.

One potential advantage of nanotube FETs is that, in principle, they can be very high speed (up to THz)<sup>3</sup>. A challenge for *integration* into circuits, which we discuss in more depth below, is the high impedance and low current capability of SWNT FETs. In this conference paper, we describe our recent progress towards one possible solution to this challenge: parallel arrays of nanotube FETs. Recent work in our labs<sup>4, 5</sup> and at Duke<sup>6-10</sup> on the synthesis and electrical characterization of ultra-long (many mm), well-aligned, 1d arrays of SWNTs provides the technological basis for the beginnings of such a study. By fabricating aligned SWNT array FETs, the promise of THz frequency nanotube transistors may eventually be realized.

# 2. INDIVIDUAL SNWT FETS: BACKGROUND

# 2.1. Individual SWNT FETs: DC performance

# 2.1.1. Typical geometry

Individual SWNTs can be either semiconducting or metallic, depending on their chirality. At the moment, there is no way to control which kind are synthesized on an individual nanotube basis. Semiconducting nanotubes have a bandgap that is approximately 1 eV/d[nm], where d is the diameter. These semiconducting nanotubes can be gated on and off, in a geometry that is typically of the form shown in Fig. 1.

<sup>&</sup>lt;sup>1</sup> <u>pburke@uci.edu;</u> phone 1-949-824-9326; fax 1-949-824-3732; http://nano.ece.uci.edu



## Fig. 1: Typical individual SWNT FET geometry.

Referring to Fig. 1, the source/drain electrodes are typically formed by evaporating metal onto the top of the nanotube after it is deposited onto a solid substrate, such as oxidized Si. In initial studies, the substrate was used as the gate. However, in order to allow individual addressing of SWNT FETs on a wafer, and in order to reduce source-gate capacitance (important for high-speed), top-gates can be deposited if a suitable dielectric can be found which does not damage the SWNT<sup>11-13</sup>.

# 2.1.2. Lowest "ON" resistance is $6 \text{ k}\Omega$

According to the Landauer-Buttiker theory of conductance in quantum confined geometries (such as a SWNT), the lowest value of resistance for a ballistic, one-channel conductor (with perfect, adiabatic contacts) at dc is given by  $h/e^2 \approx 25 \text{ k}\Omega$ . In a SWNT, there are four effective channels, so that the lowest dc resistance is given by  $h/4e^2 \approx 6 \text{ k}\Omega$ . Thus, in practical terms, the lowest resistance possible for a SWNT FET, with "perfect" electrical contacts, and ballistic (scatter-free) transport from source to drain, is  $6 \text{ k}\Omega$ . This can be thought of as a "contact resistance". Compared to Si CMOS, this is quite a large resistance and will be a challenge to implement in integrated circuits. To be clear, this contact resistance cannot be reduced by clever fabrication techniques; it is inherent in quantum mechanics. According to quantum mechanics, the lowest "on" resistance for a SWNT FET is  $6 \text{ k}\Omega$ .

In terms of current-carrying capacity, this translates into about 10  $\mu$ A of current carried by each SWNT FET. This is simply because the S-D voltage is typically of order 1 V, and the contact resistance is not always as low as 6 k $\Omega$ . Currents up to 100  $\mu$ A through a SWNT FET have been reported in the literature<sup>14</sup>.

It should be noted that achieving this theoretical limit from a practical point of view is not trivial, and special attention must be paid to the contact between the nanotube and the source/drain electrode. Recently, this theoretical limit on the dc resistance was achieved in SWNT FETs experimentally<sup>15</sup>.

#### 2.1.3. Mechanism of transistor action: Contact resistance modulation of bulk charge modulation?

For short nanotubes, the mechanism of transistor action is generally believed to be due to the modulation of the contact resistance at the boundary of the metal/nanotube system, which forms a Schottky barrier. This Schottky barrier, if it is large, prevents the "on" resistance from approaching the 6 k $\Omega$  limit<sup>16</sup>. As mentioned above, Javey<sup>15</sup> has recently developed contact technology to significantly suppress the Schottky barrier contact resistance, so that the mechanism of transistor action in those devices is more complicated. Durkop<sup>17</sup> recently studied 300 µm long nanotubes, and concludes that they are classical field effect transistors, i.e. that the contact resistance is not the dominant part of the nanotube resistance. Additionally, Durkop found a field-effect mobility of 200,000 cm<sup>2</sup>/V-s, higher than any other material known to man. This was followed by our recent work on SWNT FETs an order of magnitude longer, 0.4 cm, which came to similar conclusions<sup>5</sup>. It is clear that the contact resistance, as well as the resistance due to scattering along the

nanotube, can be significant, depending on the geometry involved. A quantitative theoretical statement of this qualitative conclusion would be a useful development.

#### 2.2. Individual SWNT FETs: AC performance

In contrast to work on the dc performance of SWNT FETs, the ac performance is only now beginning to be studied. The system is more complicated because of capacitive and inductive effects. Even for a simple metallic nanotube without a gate, the effective ac circuit is complicated and the impedance is not restricted by  $h/e^2$ , although it is typically of that order<sup>18, 19</sup>. We recently demonstrated<sup>20</sup> the operation of carbon nanotube transistors at a spot microwave frequency (2.6 GHz) at cryogenic temperatures; room temperature and swept-frequency experiments to more quantitatively characterize the high frequency properties of individual SWNT FETs are currently underway in our labs.

In the absence of rigorous theoretical models, we recently developed a phenomenological model<sup>3</sup> for the ac performance of SWNT FETs. There, we concluded that if the parasitic capacitance is neglected, the intrinsic speed limit of a SWNT FET could be of order THz. However, the output impedance in our simple model is typically of order 6 k $\Omega$ , and any realistic parasitic capacitance at either the input or the output prevents the intrinsic speed limit of SWNT FETs from being achieved. This is one of our motivations for investigating AC performance of SWNT array FETs.

#### 3. SNWT ARAY FETS

In this section we review prior work on randomly oriented arrays of SWNTs as FETs, and then present our goal of *aligned* SWNT array FETs. At the moment, we do not have a circuit model for the ac performance of either of these FETs. However, the mobilities determined through transport measurements are quite good; these, combined with the high current carrying capacity (and hence low resistance) of SWNT array FETs makes them very promising for high-frequency applications. In particular, this may be a way to approach the intrinsic speed limit of SWNT FETs, which can be in the THz range.

#### 3.1. Background: random network SWNT FETs

SWNTs can be synthesized in bulk by laser ablation and spin-coated onto any substrate to attain randomly oriented mats. E. Snow has shown that these can be contacted electrically and used to make SWNT array  $FETs^{21}$ . These can even be deposited on polymeric substrates<sup>22</sup>. Snow found a mobility as high as 50 cm<sup>2</sup>/V-s. This is probably due to the intrinsic high mobility of SWNTs. In Snow's studies, the spacing between electrodes was probably less than the average nanotube length, so that on average not all nanotubes were in electrical contact with both electrodes. Given this, the mobility measured is quite good.

#### **3.2.** Towards aligned SWNT array FETs

Our ultimate goal in this work is to use recently developed techniques<sup>4-10</sup> to synthesize aligned arrays of ultra-long ( $\sim$  mm) SWNT nanotubes and incorporate them into array FETs. Since every single nanotube would be in contact with the source and drain electrodes, the mobility and current carrying capacity should be quite high. This is indicated schematically in Fig. 2.

## **3.3.** This work: Experimental progress

In this work, we present measurements on chemical vapor deposition (CVD) grown SWNT array FETs. While our preliminary studies are on randomly oriented SNWT arrays, the significance of these studies is two-fold: First, we find a mobility of 4 cm<sup>2</sup>/V-s. Second, we present CVD techniques to synthesize aligned arrays of ultra-long SWNTs, and our designs for synthesizing aligned SWNT array FETs from these.



Fig. 2: Schematic diagram of random and aligned SWNT array FETs.

# 4. SYNTHESIS AND DEVICE FABRICATION

## 4.1. CVD synthesis of randomly oriented mats

For the pre-growth catalyst preparation, we started with a 4-inch Si wafer (100, p-type, resistivity 12-16 k $\Omega$ -cm) with a 500 nm thick SiO<sub>2</sub> film as a substrate. An aqueous suspension of Fe laden alumina nanoparticle catalysts was applied uniformly and allowed to dry in air. The nanoparticle suspension was prepared by adding 0.3 g of alumina nanoparticles (Degussa, aluminum oxide C), 0.05 mmol of Fe(NO<sub>3</sub>)<sub>3</sub>·9H<sub>2</sub>O (Aldrich), and 0.015 mmol of MoO<sub>2</sub>(acac)<sub>2</sub> (Aldrich) to 300 ml DI water (18 M $\Omega$ -cm). The mixture was stirred for 24 hours and sonicated for 1 hour.

The synthesis was carried out using a home-built CVD system based on a 3 inch diameter Lindberg furnace, with a specially designed gas-flow injector to minimize turbulent flow. The growth procedure was as follows: First, the sample was heated to 900 C in Ar over the course of 1.5 hours. Next,  $H_2$  was flowed for 10 minutes. Next, a methane (1000 sccm)/ $H_2$  (200 sccm) mixture was flowed for 15 minutes to activate the growth. The sample was then allowed to slowly cool in Ar. Post-growth characterization was carried out with SEM (S-4700-2 FESEM, Hitachi, Japan) and AFM (Digital Instruments, Multimode).

# 4.2. Device fabrication of randomly oriented mats

The mats were located with respect to predefined alignment marks via SEM. Devices were fabricated by evaporating a Pd(20 nm)/Cr(20 nm)/Au(100 nm) tri-layer onto the randomly oriented mats and lifting off in acetone. Electron-beam lithography was used to define the source-drain electrode spacing of 2  $\mu$ m. The gate width was 100  $\mu$ m. For these initial studies, the nanotubes away from the electrodes (i.e. outside of the region between the source-drain gap) were not removed (Fig. 3).

# 4.3. Synthesis and device fabrication of aligned SWNT arrays

For the pre-growth catalyst preparation, we started with a 4-inch Si wafer (100, p-type, resistivity 12-16 k $\Omega$ -cm) with a 500 nm thick SiO<sub>2</sub> film as a substrate. A thin Cr/Au (50 nm/200nm) bilayer was deposited by e-beam or thermal evaporation and patterned with photo-lithographically using liftoff. After definition of the metallization pattern, photoresist was applied, exposed, and developed, to fabricate wells in the resist over the Cr/Au pattern. An aqueous suspension of Fe laden alumina nanoparticle catalysts was applied and allowed to dry in air, then lifted off in acetone. The result is a lithographically defined Cr/Au/nanoparticle catalyst pattern ready for growth. The nanoparticle suspension was prepared as for the randomly oriented mats. The CVD synthesis recipe was carried out as for the randomly oriented mats. Devices will be fabricated as in the randomly oriented case, using Pd/Cr/Au electrodes (Fig. 4).



Fig. 3: Randomly oriented SWNT network FET.



Fig. 4: Aligned array FET based on long nanotubes.

#### 5. DEVICE PERFORMANCE OF RANDOMLY ORIENTED SWNT FET

Fig. 5 shows the measured I-V curves and depletion curves of one of the devices. The data show that the devices are able to carry up to  $\approx 0.25$  mA of current. The on/off ratio is only about 5; this may be due to the presence of metallic nanotubes within the gap, as well as nanotube away from the gap which are not gated as efficiently. From the low bias depletion curve, we can estimate the field-effect mobility using the standard formula:

$$\mu_{eff} = \frac{(dI/dV_g)L_{ox}L_{sd}}{\mathcal{E}W_{sd}V_{ed}} = \frac{26nA/V*500nm*2\mu m}{3.9*8.85*10^{-12}F/m*100\mu m*20mV} = 4cm^2/Vs,$$
(1)

where  $\mu_{eff}$  is the effective field-effect mobility,  $dI/dV_g$  the transconductance,  $L_{ox}$  the thickness of the gate oxide,  $L_{sd}$ : the channel length,  $\epsilon$  the dielectric constant of the gate oxide,  $W_{sd}$ : the channel width,  $V_{sd}$  the source drain voltage, and where we have inserted our parameters for this experiment. Our next step will be to measure the mobility on aligned SWNT array FETs.



Fig. 5: Electrical properties of random mat SWNT FETs.

. . . . . . .

#### 6. CONCLUSIONS

We have taken the first steps on the route towards aligned SWNT array FETs. Our preliminary results on randomly oriented SWNT FETs gave a promising mobility of 4  $\text{cm}^2/\text{V-s}$ . In the future, we anticipate that the aligned SWNT array FETs will give much higher mobility. While much work is left to be done, the array approach should allow for low output impedance and low input impedance. Coupled with the high intrinsic speed limit of SWNT FETs, these array devices should be able to achieve THz cutoff frequencies.

#### 7. ACKNOWLEDGEMENTS

This work was supported by the ARO, ONR, DARPA, and NSF (ECS, CCF). We thank Roger Tsai for useful discussions.

#### 8. REFERENCES

- [1] P. L. McEuen, M. S. Fuhrer, and H. K. Park, "Single-walled carbon nanotube electronics," *Ieee T Nanotechnol*, vol. 1, pp. 78-85, 2002.
- [2] "International Technology Roadmap for Semiconductors, <u>http://public.itrs.net/</u>," 2003.
- [3] P. J. Burke, "AC Performance of Nanoelectronics: Towards a THz Nanotube Transistor," *Solid State Electronics*, vol. 40, pp. 1981-1986, 2004.
- [4] Z. Yu, S. Li, and P. J. Burke, "Synthesis of Aligned Arrays of Millimeter Long, Straight Single Walled Carbon Nanotubes," *Chemistry of Materials*, vol. 16, pp. 3414-3416, 2004.
- [5] S. Li, Z. Yu, and P. J. Burke, "Electrical properties of 0.4 cm long single walled carbon nanotubes," *Nano Lett*, vol. 4, pp. 2003-2007, 2004.
- [6] S. M. Huang, X. Y. Cai, and J. Liu, "Growth of millimeter-long and horizontally aligned single-walled carbon nanotubes on flat substrates," *J Am Chem Soc*, vol. 125, pp. 5636-5637, 2003.
- [7] S. M. Huang, X. Y. Cai, C. S. Du, and J. Liu, "Oriented long single walled carbon nanotubes on substrates from floating catalysts," *J Phys Chem B*, vol. 107, pp. 13251-13254, 2003.
- [8] S. M. Huang, B. Maynor, X. Y. Cai, and J. Liu, "Ultralong, well-aligned single-walled carbon nanotube architectures on surfaces," *Adv Mater*, vol. 15, pp. 1651-1655, 2003.
- [9] S. M. Huang, M. Woodson, R. Smalley, and J. Liu, "Growth mechanism of oriented long single walled carbon nanotubes using "fast-heating" chemical vapor deposition process," *Nano Lett*, vol. 4, pp. 1025-1028, 2004.
- [10] S. M. Huang, Q. Fu, L. An, and J. Liu, "Growth of aligned SWNT arrays from water-soluble molecular clusters for nanotube device fabrication," *Phys Chem Chem Phys*, vol. 6, pp. 1077-1079, 2004.
- [11] S. J. Wind, J. Appenzeller, R. Martel, V. Derycke, and P. Avouris, "Vertical scaling of carbon nanotube field-effect transistors using top gate electrodes (vol 80, pg 3817, 2002)," *Appl Phys Lett*, vol. 81, pp. 1359-1359, 2002.
- [12] A. Javey, J. Guo, D. B. Farmer, Q. Wang, D. W. Wang, R. G. Gordon, M. Lundstrom, and H. J. Dai, "Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics," *Nano Lett*, vol. 4, pp. 447-450, 2004.
- [13] S. D. Li, Z. Yu, and P. J. Burke, "Silicon nitride gate dielectric for top-gated carbon nanotube field effect transistors," *J Vac Sci Technol B*, vol. 22, pp. 3112-3114, 2004.
- [14] A. Javey, P. F. Qi, Q. Wang, and H. J. Dai, "Ten- to 50-nm-long quasi-ballistic carbon nanotube devices obtained without complex lithography," *P Natl Acad Sci USA*, vol. 101, pp. 13408-13410, 2004.
- [15] A. Javey, J. Guo, Q. Wang, M. Lundstrom, and H. J. Dai, "Ballistic carbon nanotube field-effect transistors," *Nature*, vol. 424, pp. 654-657, 2003.
- [16] S. Heinze, J. Tersoff, R. Martel, V. Derycke, J. Appenzeller, and P. Avouris, "Carbon nanotubes as Schottky barrier transistors," *Physical Review Letters*, vol. 89, pp. 106801-1 to 106801-4, 2002.
- [17] T. Durkop, S. A. Getty, E. Cobas, and M. S. Fuhrer, "Extraordinary mobility in semiconducting carbon nanotubes," *Nano Lett*, vol. 4, pp. 35-39, 2004.
- [18] P. J. Burke, "An RF Circuit Model for Carbon Nanotubes," *Ieee T Nanotechnol*, vol. 2, pp. 55-58, 2003.
- [19] P. J. Burke, "Luttinger liquid theory as a model of the gigahertz electrical properties of carbon nanotubes," *Ieee T Nanotechnol*, vol. 1, pp. 129-144, 2002.
- [20] S. Li, Z. Yu, S. F. Yen, W. C. Tang, and P. J. Burke, "Carbon nanotube transistor operation at 2.6 GHz," *Nano Lett*, vol. 4, pp. 753-756, 2004.
- [21] E. S. Snow, J. P. Novak, P. M. Campbell, and D. Park, "Random networks of carbon nanotubes as an electronic material," *Appl Phys Lett*, vol. 82, pp. 2145-2147, 2003.
- [22] E. S. Snow, P. M. Campbell, M. G. Ancona, and J. P. Novak, "High-mobility carbon-nanotube thin-film transistors on polymeric substrate," *Appl Phys Lett*, vol. 86, pp. 033105, 2005.